

Boosting the Efficiency of Text Processing on Commodity

Processors: The Parabix Story

Paper ID ****

Abstract

In modern applications text files are employed widely. For example, XML files provide data storage in human readable format and are ubiquitous in applications ranging from database systems to mobile phone SDKs. Traditional text processing tools are built around a byte-at-a-time processing model where each character token of a document is examined. The byte-at-a-time model is highly challenging for commodity processors. It includes many unpredictable input-dependent branches which cause pipeline squashes and stalls. Furthermore, typical text processing tools perform few operations per processed character and experience high cache miss rates. Overall, parsing text in important domains like XML processing requires high performance motivating hardware designers to adopt ASIC solutions.

In this paper, we enable text processing applications to effectively use commodity processors. We introduce Parabix (Parallel Bitstream) technology, a software toolkit and execution framework that allows applications to exploit modern SIMD instructions extensions for high performance text processing. Parabix enables the application developer to write constructs assuming unlimited SIMD data parallelism and Parabix's bitstream translator generates code based on machine specifics (e.g., SIMD register widths). The key insight into efficient text processing in Parabix is the data organization. Parabix transposes the sequence of character bytes into sets of 8 parallel bit streams which then enables us to operate on multiple characters with single bit-parallel SIMD operators. We demonstrate the features and efficiency of Parabix with a XML parsing application. We evaluate a Parabix-based XML parser against two widely used XML parsers, Expat and Apache's Xerces, and across three generations of x86 processors, including the new Intel SandyBridge. We show that Parabix's speedup is $2\times$ – $7\times$ over Expat and Xerces. We observe that Parabix overall makes efficient use of intra-core parallel hardware on commodity processors and supports significant gains in energy. Using Parabix, we assess the scalability advantages of SIMD processor improvements across Intel processor generations, culminating with a look at the latest 256-bit AVX technology in SandyBridge versus the now legacy 128-bit SSE technology. We also examine Parabix on mobile platforms using ARM processors with Neon SIMD extensions. Finally, we partition the XML program into pipeline stages and demonstrate that thread-level parallelism exploits SIMD units scattered across the different cores and improves performance ($2\times$ on 4 cores) at same energy levels as the single-thread version.

1 Introduction

We have now long since reached the limit to classical Dennard voltage scaling that enabled us to keep all of transistors afforded by Moore's law active. This has already resulted in a rethink of the way general-purpose processors are built: processor frequencies have remained stagnant over the last 5 years with

0056
0057
0058
0059
0060
0061
0062
0063
0064
0065
0066
0067
0068
0069
0070
0071
0072
0073
0074
0075
0076
0077
0078
0079
0080
0081
0082
0083
0084
0085
0086
0087
0088
0089
0090
0091
0092
0093
0094
0095
0096
0097
0098
0099
0100
0101
0102
0103
0104
0105
0106
0107
0108
0109
0110
0111

the capability to boost core speeds on Intel multicores only if other cores on the chip are shut off. Chip makers strive to achieve energy efficient computing by operating at more optimal core frequencies and aim to increase performance with a larger number of cores. Unfortunately, given the limited levels of parallelism that can be found in applications [4], it is not certain how many cores can be productively used in scaling our chips [12]. This is because exploiting parallelism across multiple cores tends to require heavy weight threads that are difficult to manage and synchronize.

The desire to improve the overall efficiency of computing is pushing designers to explore customized hardware [14, 19] that accelerate specific parts of an application while reducing the overheads present in general-purpose processors. They seek to exploit the transistor bounty to provision many different accelerators and keep only the accelerators needed for an application active while switching off others on the chip to save power consumption. While promising, given the fast evolution of languages and software, its hard to define a set of fixed-function hardware for commodity processors. Furthermore, the toolchain to create such customized hardware is itself a hard research challenge. We believe that software, applications, and runtime models themselves can be refactored to significantly improve the overall computing efficiency of commodity processors.

In this paper, we tackle the infamous “thirteenth dwarf” (parsers/finite state machines) that is considered to be the hardest application class to parallelize [1] and show how Parabix, a novel software architecture, tool chain and run-time environment can indeed be used to dramatically improve parsing efficiency on commodity processors. Based on the concept of transposing byte-oriented character data into parallel bit streams for the individual bits of each byte, the Parabix framework exploits the SIMD extensions on commodity processors (SSE/AVX on x86, Neon on ARM) to process hundreds of character positions in an input stream simultaneously. To achieve transposition, Parabix exploits sophisticated SIMD instructions that enable data elements to be packed and unpacked from registers in a regular manner which improves the overall cache access behavior of the application resulting in significantly fewer misses and better utilization. Parabix also dramatically reduces branches in parsing code resulting in a more efficient pipeline and substantially improves register/cache utilization which minimizes energy wasted on data transfers.

We apply Parabix technology to the problem of XML parsing and develop several implementations for different computing platforms. XML is a particularly interesting application; it is a standard of the web

0112 consortium that provides a common framework for encoding and communicating data. XML provides crit-
0113 ical data storage for applications ranging from Office Open XML in Microsoft Office to NDFD XML of
0114 the NOAA National Weather Service, from KML in Google Earth to Castor XML in the Martian Rovers,
0115 as well as ubiquitous XML data in Android phones. XML parsing efficiency is important for multiple
0116 application areas; in server workloads the key focus is on overall transactions per second, while in appli-
0117 cations in network switches and cell phones, latency and energy are of paramount importance. Traditional
0118 software-based XML parsers have many inefficiencies including considerable branch misprediction penal-
0119 ties due to complex input-dependent branching structures as well as poor use of memory bandwidth and
0120 data caches due to byte-at-a-time processing and multiple buffering. XML ASIC chips have been around
0121 for over 6 years, but typically lag behind CPUs in technology due to cost constraints. Our focus is how
0122 much we can improve performance of the XML parser on commodity processors with Parabix technology.
0123
0124
0125
0126
0127
0128
0129
0130
0131
0132
0133

0134 In the end, as summarized by Figure 1 our Parabix-based XML parser improves the performance and
0135 energy efficiency several-fold compared to widely-used software parsers, approaching the performance of
0136 ASIC XML parsers.¹
0137
0138
0139

0140 Overall we make the following contributions in this paper.

0141
0142 1) We outline the Parabix architecture, tool chain and run-time environment and describe how it may
0143 be used to produce efficient XML parser implementations on a variety of commodity processors. While
0144 studied in the context of XML parsing, the Parabix framework can be widely applied to many problems in
0145 text processing and parsing.
0146
0147
0148
0149

0150 2) We compare Parabix XML parsers against conventional parsers and assess the improvement in overall
0151 performance and energy efficiency on each platform. We are the first to compare and contrast SSE/AVX
0152 extensions across multiple generation of Intel processors and show that there are performance challenges
0153 when using newer generation SIMD extensions, possibly due to their memory interface. We compare the
0154 ARM Neon extensions against the x86 SIMD extensions and comment on the latency of SIMD operations
0155 across these architectures.
0156
0157
0158
0159
0160
0161

0162 3) Finally, building on the SIMD parallelism of Parabix technology, we multithread the Parabix XML
0163 parser to to enable the different stages in the parser to exploit SIMD units across all the cores. This further
0164
0165

0166 ¹The actual energy consumption of the XML ASIC chips is not published by the companies.
0167

0168
0169
0170
0171
0172
0173
0174
0175
0176
0177
0178
0179
0180
0181
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191
0192
0193
0194
0195
0196
0197
0198
0199
0200
0201
0202
0203
0204
0205
0206
0207
0208
0209
0210
0211
0212
0213
0214
0215
0216
0217
0218
0219
0220
0221
0222
0223




Figure 1: XML Parser Technology Energy vs. Performance

improves performance while maintaining the energy consumption constant with the sequential version.

The remainder of this paper is organized as follows. Section 2 presents background material on XML parsing and provides insight into the inefficiency of traditional parsers on mainstream processors. Section 3 describes the Parabix architecture, tool chain and run-time environment. Section 4 describes the application of the Parabix framework to the construction of an XML parser enforcing all the well-formedness rules of the XML specification. Section 5 then describes the overall methodology of our performance and energy study. Section 6 presents a detailed performance evaluation on a Core-i3 processor as our primary evaluation platform, addressing a number of microarchitectural issues including cache misses, branch mispredictions, and SIMD instruction counts. Section 7 examines scalability and performance gains through three generations of Intel architecture. Section 8 examines the extension of the Parabix technology to take advantage of Intel’s new 256-bit AVX technology, while Section 9 investigates the applications of this technology on mobile platforms using ARM processors with Neon SIMD extensions. Section 10 then looks at the multithreading of the Parabix XML parser using pipeline parallelism. Section 11 discusses related work, after which Section 12 concludes the paper.

2 Background

2.1 XML

Extensible Markup Language (XML) is a core technology standard of the World Wide Web Consortium (W3C); it provides a common framework for encoding and communicating structured and semi-structured

#****

HPCA 2012 Submission #****. CONFIDENTIAL REVIEW COPY. DO NOT DISTRIBUTE.

#****

0224 information. XML can represent virtually any type of information (i.e., content) in a descriptive fashion.
0225
0226 XML markup encodes a description of an XML document's storage layout and logical structure. Because
0227
0228 XML is intended to be human-readable, XML markup tags are often verbose by design [5]. For example,
0229
0230 Figure 2 provides a standard product list encapsulated within an XML document. All content is highlighted
0231
0232 in bold. Anything that is not content is considered markup.
0233
0234

```
0235 <Products>  
0236   <Product ID="0001">  
0237     <ProductName Language="English">Widget</ProductName>  
0238     <ProductName Language="French">Bitoniau</ProductName>  
0239     <Company>ABC</Company>  
0240     <Price>$19.95</Price>  
0241   </Product>  
</Products>
```

0242
0243
0244
0245
0246
0247
0248
0249
0250
0251
0252
0253
0254
0255
0256
0257
0258
0259
0260
0261
0262
0263
0264
0265
0266
0267
0268
0269
0270
0271
0272
0273
0274
0275
0276
0277
0278
0279

Figure 2: Sample XML Document

2.2 XML Parsers

Traditional XML parsers process an XML document sequentially, a single byte-at-a-time, from the first to the last character in the source text. Each character is examined to distinguish between the XML-specific markup, such as an opening angle bracket '<', and the content held within the document. The character that the parser is currently processing is commonly referred to its *cursor position*. As the parser moves its cursor through the source document, it alternates between markup scanning / validation and content processing operations. In other words, traditional XML parsers operate as finite-state machines that use byte comparisons to transition between data and metadata states. Each state transition indicates the context in which to interpret the subsequent characters. Unfortunately, textual data tends to consist of variable-length items sequenced in generally unpredictable patterns; thus any character could be a state transition until deemed otherwise.

A major disadvantage of the sequential byte-at-a-time approach to XML parsing is that processing an XML document requires at least one conditional branch per byte of source text. For example, Xerces-C, which is the most popular open-source C++ based XML parser and the foundation of the Apache XML project [13], uses a series of nested switch statements and state-dependent flag tests to control the parsing logic of the program. Our analysis, which we detail in Section 6.2, found that Xerces-C requires between

0280
0281
0282
0283
0284
0285
0286
0287
0288
0289
0290
0291
0292
0293
0294
0295
0296
0297
0298
0299
0300
0301
0302
0303
0304
0305
0306
0307
0308
0309
0310
0311
0312
0313
0314
0315
0316
0317
0318
0319
0320
0321
0322
0323
0324
0325
0326
0327
0328
0329
0330
0331
0332
0333
0334
0335

6 - 13 branches per byte of XML to support this form of control structure (depending on the ratio of markup vs. content). Cache utilization is also significantly reduced due to the manner in which markup and content must be scanned and buffered for future use. For instance, Xerces-C incurs ~100 L1 cache misses per 1000 bytes of XML.

3 The Parabix Framework

This section presents an overview of the SIMD-based parallel bit stream text processing framework, *Parabix*. The framework has three components: a unifying architectural view of text processing in terms of parallel bit streams, a tool chain for automating the generation of parallel bit stream code from higher-level specifications, and a run-time environment providing a portable SIMD programming abstraction, independent of the specific facilities available on particular target architectures.

3.1 Parallel Bit Streams

The fundamental difference between the Parabix framework and traditional text processing models is in how Parabix represents the source data. Given a traditional byte-oriented text stream, Parabix first transposes the text data to a transform domain consisting of 8 parallel bit streams, known as *basis bit streams*. In essence, each basis bit stream b_k represents the stream of k -th bit of each byte in the source text. That is, the k -th bit of i -th byte in the source text is in the i -th (bit) position of the k -th basis bit stream, b_k . For example, in Figure 3, we show how the ASCII string “b7<A” is represented as 8 basis bit streams, $b_{0...7}$. The bits used to construct b_7 have been highlighted in this example.

STRING	b	7	<	A
ASCII	0110001 0	0011011 1	0011111 0	0100000 1

b ₀	b ₁	b ₂	b ₃	b ₄	b ₅	b ₆	b ₇
0	1	1	0	0	0	1	0
0	0	1	1	0	1	1	1
0	0	1	1	1	1	0	0
0	1	0	0	0	0	0	1

Figure 3: Example 7-bit ASCII Basis Bit Streams

The advantage of the parallel bit stream representation is that we can use the 128-bit SIMD registers commonly found on commodity processors (e.g. SSE on Intel) to process 128 byte positions at a time

#****

#****

0336
0337
0338
0339
0340
0341
0342
0343
0344
0345
0346
0347
0348
0349
0350
0351
0352
0353
0354
0355
0356
0357
0358
0359
0360
0361
0362
0363
0364
0365
0366
0367
0368
0369
0370
0371
0372
0373
0374
0375
0376
0377
0378
0379
0380
0381
0382
0383
0384
0385
0386
0387
0388
0389
0390
0391

using bitwise logic, shifting and other operations.

Just as forward and inverse Fourier transforms are used to transform between the time and frequency domains in signal processing, bit stream transposition and inverse transposition provides “byte space” and “bit space” views of text. The goal of the Parabix framework is to support efficient text processing using these two equivalent representations in the same way that efficient signal processing benefits from the use of the frequency domain in some cases and the time domain in others.

In the Parabix framework, basis bit streams are used as the starting point to determine other bit streams. In particular, Parabix uses the basis bit streams to construct *character-class bit streams* in which each 1 bit indicates the presence of a significant character (or class of characters) in the parsing process. Character-class bit streams may then be used to compute *lexical bit streams* and *error bit streams*, which Parabix uses to process and validate the source document. The remainder of this section will discuss each type of bit stream.

Basis Bit Streams: To construct the basis bit streams, the source data is first loaded in sequential order and then transposed — through a series of SIMD pack, shift, and bitwise operations — so that Parabix can efficiently produce the character-class bit streams. Using the SIMD capabilities of current commodity processors, the transposition process incurs an amortized cost of approximately 1 cycle per byte [7].

Character-class Bit Streams: Typically, as text parsers process input data, they locate specific characters to determine if and when to transition between data and metadata parsing. For example, in XML, any opening angle bracket character, ‘<’, may indicate that we are starting a new markup tag. Traditional byte-at-a-time parsers find these characters by comparing the value of each code point with a set of known code points and branching appropriately when one is found, typically using an if or switch statement. Using this method to perform multiple transitions in parallel is non-trivial and may require fairly sophisticated algorithms to do so correctly.

Character-class bit streams allow us to perform up to 128 “comparisons” in parallel with a single operation by using a series of boolean-logic operations² to merge multiple basis bit streams into a single character-class stream that marks the positions of key characters with a 1. For example, a character is an ‘<’ if and only if $\neg(b_0 \vee b_1) \wedge (b_2 \wedge b_3 \wedge b_4 \wedge b_5) \wedge \neg(b_6 \vee b_7) = 1$. Classes of charac-

² \wedge , \vee and \neg denote the boolean AND, OR and NOT operations.

ters can be found with similar formulas. For example, a character is a number $[0-9]$ if and only if $\neg(b_0 \vee b_1) \wedge (b_2 \wedge b_3) \wedge \neg(b_4 \wedge (b_5 \vee b_6))$. An important observation here is that a range of characters can sometimes take fewer operations and require fewer basis bit streams to compute than individual characters. Finding optimal solutions to all character-classes is non-trivial and goes beyond the scope of this paper.

Lexical and Error Bit Streams: To perform lexical analysis on the input data, Parabix computes lexical and error bit streams from the character-class bit streams using a mixture of both boolean logic and integer math. Lexical bit streams typically mark multiple current parsing positions. Unlike the single-cursor approach of traditional text parsers, these allow Parabix to process multiple cursors in parallel. Error bit streams are often the byproduct or derivative of computing lexical bit streams and can be used to identify any well-formedness issues found during the parsing process. The presense of a 1 bit in an error stream tends to mean that the lexical stream cannot be trusted to be completely accurate and Parabix may need to perform some sequential parsing on that section to determine the cause and severity of the error.

To form lexical bit streams, we have to introduce a few new operations: Advance and ScanThru. The Advance operator accepts one input parameter, c , which is typically viewed as a bit stream containing multiple cursor bits, and advances each cursor one position forward. On little-endian architectures, shifting forward means shifting to the right. ScanThru accepts two input parameters, c and m ; any bit that is in both c and m is moved to first subsequent 0-bit in m by calculating $(c + m) \wedge \neg m$. For example, in Figure 4 suppose we have the regular expression $\langle [a-zA-Z]^+ \rangle$ and wish to find all instances of it in the source text. We begin by constructing the character classes C_0 , which consists of all letters, C_1 , which contains all ' $>$'s, and C_2 , which marks all ' $<$'s. In L_0 the position of every ' $<$ ' is advanced by one to locate the first character of each token. By computing E_0 , the parser notes that " $\langle \rangle$ " does not match the expected pattern. To find the end positions of each token, the parser calculates L_1 by moving the cursors in L_0 through the letter bits in C_0 . L_1 is then validated to ensure that each token ends with a ' $>$ ' and discovers that " $\langle \text{error} \rangle$ " too fails to match the expected pattern. With additional post bit-stream processing, the erroneous cursor positions in L_0 and L_1 can be removed or ignored; the details of which go beyond the scope of this paper.

Using this parallel bit stream approach, conditional branch statements used to identify key positions and/or syntax errors at each each parsing position are mostly eliminated, which, as Section 6.2 shows,

0448	source text	<a><valid> <string> <>ignored><error]
0449	$C_0 = [a-zA-Z]$.1..11111...111111.....1111111..111111.
0450	$C_1 = [>]$..1.....1.....1...1.....1.....
0451	$C_2 = [<]$	1..1.....1.....1.....1.....1.....
0452	$L_0 = \text{Advance}(C_2)$.1..1.....1.....1.....1.....1.....
0453	$E_0 = L_0 \wedge \neg C_0$1.....
0454	$L_1 = \text{ScanThru}(L_0, C_0)$..1.....1.....1...1.....1.....1.....
0455	$E_1 = L_1 \wedge \neg C_1$1.....

Figure 4: Lexical Parsing in Parabix

minimizes branch misprediction penalties. Accurate parsing and parallel lexical analysis is done through processor-friendly equations and requires neither speculation nor multithreading.

3.2 Parabix Tool Chain

To support the Parabix framework, we are developing tool technology to automate various aspects of parallel bit stream programming. At present, our tool chain consists of two compilers: a character class compiler (ccc) and a unbounded bit stream to C/C++ block-at-a-time processing compiler (Pablo).

The character class compiler is used to automatically produce bit stream logic for all the individual characters (e.g., delimiters) and character classes (e.g., digits, letters) used in a particular application. Input is specified using a character class syntax adapted from the standard regular expression notations. Output is a minimized set of three-address bitwise operations, such as $a = b \& c$, to compute each of the character classes from the basis bit streams.

For example, Figure 5 shows the input and output produced by the character class compiler for the example of $[0-9]$ discussed in the previous section. The output operations may be viewed as operations on a single block of input at a time, or may be viewed as operations on unbounded bitstreams as supported by the Pablo compiler.

The Pablo compiler abstracts away the details of programming parallel bit stream code in terms of finite SIMD register widths and application buffer sizes. Input to Pablo is a language for expressing bitstream operations on unbounded bitstreams. The operations include bitwise logic, the `Advance` and `ScanThru` operations described in the previous subsection as well as if and while control structures. Pablo translates these operations to block-at-a-time code in C/C++. The key functionality of Pablo is to arrange for block-to-block carry bit propagation to implement the long bitstream shift and addition operations required by

#****

HPCA 2012 Submission #****. CONFIDENTIAL REVIEW COPY. DO NOT DISTRIBUTE.

#****

```

0504     INPUT:  digit = [0-9]
0505
0506
0507     OUTPUT: temp1 = (basis_bits.bit_0 | basis_bits.bit_1)
0508                temp2 = (basis_bits.bit_2 & basis_bits.bit_3)
0509                temp3 = (temp2 &~ temp1)
0510                temp4 = (basis_bits.bit_5 | basis_bits.bit_6)
0511                temp5 = (basis_bits.bit_4 & temp4)
0512                digit = (temp3 &~ temp5)
0513
0514

```

Figure 5: Character Class Compiler Input/Output

Advance and ScanThru.

For example, we can translate the simple parsing example of 4 above into Pablo code to produce the output as shown in Figure 6. In this example, Pablo has the primary responsibility of inserting carry variable declarations that allow the results of Advance and ScanThru operations to be carried over from block to block. Explaining the full details of the translation is beyond the scope of this paper, however.

```

0528     INPUT:  def parse_tags(classes, errors):
0529                classes.C0 = Alpha
0530                classes.C1 = Rangle
0531                classes.C2 = Langle
0532                L0 = bitutil.Advance(C2)
0533                errors.E0 = L0 &~ C0
0534                L1 = bitutil.ScanThru(L0, C0)
0535                errors.E1 = L1 &~ C1
0536
0537
0538
0539     OUTPUT:  struct Parse_tags {
0540                Parse_tags() { CarryInit(carryQ, 2); }
0541                void do_block(Classes & classes, Errors & errors) {
0542                    BitBlock L0, L1;
0543                    classes.C0 = Alpha;
0544                    classes.C1 = Rangle;
0545                    classes.C2 = Langle;
0546                    L0 = BitBlock_advance_ci_co(C2, carryQ, 0);
0547                    errors.E0 = simd_andc(L0, C0);
0548                    L1 = BitBlock_scanthru_ci_co(L0, C0, carryQ, 1);
0549                    errors.E1 = simd_andc(L1, C1);
0550                    CarryQ_Adjust(carryQ, 2);
0551                }
0552                CarryDeclare(carryQ, 2);
0553            };
0554
0555
0556
0557
0558
0559

```

Figure 6: Parallel Block Compiler (Pablo) Input/Output

3.3 Parabix Run-Time Libraries

The Parabix architecture also includes run-time libraries that support a machine-independent view of basic SIMD operations, as well as a set of core function libraries. For machine-independence, we program all operations using an abstract SIMD machine based on the Inductive Doubling Instruction Set Architecture (IDISA) [8]. These operations were originally developed for 128-bit AltiVec operations on Power PC as well as 64-bit MMX and 128-bit SSE operations on Intel but have recently extended to support the new 256-bit AVX operations on Intel as well as the 128-bit NEON operations on the ARM architecture.

4 The Parabix XML Parser




Figure 7: Parabix XML Parser Structure

Figure 7 shows the overall structure of the Parabix XML parser set up for well-formedness checking. The input file is processed using 11 functions organized into 7 modules. In the first module, the Read_Data function loads data blocks from an input file to data_buffer. The data is then transposed to eight parallel basis bitstreams (basis_bits) in the Transposition module. The eight bitstreams are used in the Classification function to generate all the XML lexical item streams (lex) as well as in the U8_Validation module to validate UTF-8 characters. The lexical item streams and scope streams (scope) that are generated in Gen_Scope function are supplied to the parsing module, which consists three functions, Parse_CtCDPI, Parse_Ref and Parse_tag. These functions deal with the parsing of comments, CDATA sections, processing instructions, references and tags. After this, information is gathered by Name_Validation and Err_Check functions, producing name check streams and error streams. These are then passed to the final module for Postprocessing. All the possible errors that cannot be conveniently detected by bitstreams are checked in this last module. The final output reports any well-formedness error detected and its position within the

#****

HPCA 2012 Submission #****. CONFIDENTIAL REVIEW COPY. DO NOT DISTRIBUTE.

#****

0616 input file.

0617
0618 Within this structure, all functions in the four shaded modules consist entirely of parallel bit stream
0619 operations. Of these, the Classification function consists of XML character class definitions that are gen-
0620 erated using ccc, while much of the U8_Validation similarly consists of UTF-8 byte class definitions that
0621 are also generated by ccc. The remainder of these functions are programmed using our unbounded bit-
0622 stream language following the logical requirements of XML parsing. All the functions in the four shaded
0623 modules are then compiled to low-level C/C++ code using our Pablo compiler. This code is then linked in
0624 with the general Transposition code available in the Parabix run-time library, as well as the hand-written
0625 Postprocessing code that completes the well-formed checking.
0626
0627
0628
0629
0630
0631
0632
0633

0634 5 Evaluation Framework

0635 **XML Parsers** We evaluate the Parabix XML parser described above against two widely available open-
0636 source parsers, Xerces-C++, and Expat. Each of the parsers is evaluated on the task of implementing the
0637 parsing and well-formedness checking requirements of the full XML 1.0 specification [5]. Xerces-C++
0638 version 3.1.1 (SAX) [13] is a validating open source XML parser written in C++ available as part of the
0639 the Apache project. However, we use the WFXML scanner of Xerces to avoid the costs of validation
0640 and also use the SAX interface to avoid the costs of DOM tree construction. Expat version 2.0.1 [9] is a
0641 non-validating XML parser library written in C.
0642
0643
0644
0645
0646
0647
0648
0649
0650
0651

0652 **XML Workloads** XML is used for a variety of purposes ranging from databases to config files in
0653 mobile phones. A key feature of these XML files that affects the overall parsing performance is the
0654 *Markup density*. *Markup density* is defined as the ratio of the total markup contained within an XML file
0655 to the total XML document size. This metric has substantial influence on the performance of traditional
0656 recursive descent XML parser implementations. We use a mixture of document-oriented and data-oriented
0657 XML files in our study to provide workloads with a full spectrum of markup densities.
0658
0659
0660
0661
0662
0663

0664 Table 1 shows the document characteristics of the XML input files selected for this performance study.
0665 The jawiki.xml and dewiki.xml XML files represent document-oriented XML inputs and contain the three-
0666 byte and four-byte UTF-8 sequence required for the UTF-8 encoding of Japanese and German characters
0667 respectively. The remaining data files are data-oriented XML documents and consist entirely of single
0668
0669
0670
0671

File Name	dew.xml	jaw.xml	roads.gml	po.xml	soap.xml
File Type	document	document	data	data	data
File Size (kB)	66240	7343	11584	76450	2717
Markup Item Count	406792	74882	280724	4634110	18004
Markup Density	0.07	0.13	0.57	0.76	0.87

Table 1: XML Document Characteristics

byte 7-bit encoded ASCII characters.

Platform Hardware SSE extensions have been available on commodity Intel processors for over a decade since the Pentium III. They have steadily evolved with improvements in instruction latency, cache interface, and register resources, and the addition domain specific instructions. Here we investigate SIMD extensions across three different generations of intel processors. Table 2 describes the Intel multicores we investigate. We compare the energy and performance profile of the Parabix under the platforms. We also analyze the implementation specifics of SIMD extensions under various microarchitecture. We we evaluate both the legacy SSE and newer AVX extensions supported by Sandybridge.

We propose to investigate each the execution profiles of XML parsers using the the Performance Monitoring Counter (PMC) hardware event found in the processor. We have chosen several key hardware performance events which provide insight into the profile of our application and indicate if the processor is doing useful work [2,3]. The set of performance counters included in our study are Branch instructions, Branch mispredictions, Integer instructions, SIMD instructions, and Cache misses. In addition, we characterize the SIMD operations and study the type and class of SIMD operations using the Intel Pin binary instrumentation framework.

Processor	Core2 Duo (2.13GHz)	i3-530 (2.93GHz)	Sandybridge (2.80GHz)
L1 D Cache	32KB	32KB	32KB
L2 Cache	Shared 2MB	256KB/core	256KB/core
L3 Cache	—	4MB	6MB
Bus or QPI	1066Mhz Bus	1333Mhz QPI	1333Mhz QPI
Memory	2GB	4GB	6GB
Max TDP	65W	73W	95W

Table 2: Platform Hardware Specs

Energy Measurement A key benefit of the Parabix parser is its more efficient use of the processor pipeline which reflects in the overall energy usage. We measure the energy consumption of the processor

#****

#****

0728 directly using a current clamp. We apply the Fluke i410 current clamp [10] to the 12V wires that supply
0729 power to the processor sockets. The clamp detects the magnetic field created by the flowing current and
0730 converts it into voltage levels (1mV per 1A current). The voltage levels are then monitored by an Agilent
0731 34410a digital multimeter at the granularity of 100 samples per second. This measurement captures the
0732 instantaneous power to the processor package, including cores, caches, northbridge memory controller,
0733 and the quick-path interconnects. We obtain samples throughout the entire execution of the program and
0734 then calculate overall total energy as $12V * \sigma_{i=1}^{N_{samples}} Sample_i$.
0735
0736
0737
0738
0739
0740
0741
0742

0743 6 Efficiency of the Parabix

0744 In this section we analyze the energy and performance characteristics of the Parabix-based XML parser
0745 against the software XML parsers, Xerces and Expat. For our baseline evaluation, we compare all the
0746 XML parsers on a fixed platform, the Core-i3.
0747
0748
0749
0750
0751

0752 6.1 Cache behaviour

0753 The approximate miss penalty in Core-i3 for L1, L2 and L3 caches is 4, 11, and 36 cycles respectively.
0754 The L1 (32KB) and L2 cache (256KB) are private per core, while the 4MB L3 is shared by all the cores.
0755 Figure 8 shows the cache misses per kilobyte of input data. Analytically, the cache misses for the Expat
0756 and Xerces parsers represent a 0.5 cycle per XML byte processed. This overhead does not necessarily
0757 reflect in the overall performance of these parsers as they experience other overheads related to branch
0758 mispredictions. Parabix's data reorganization significantly improves the overall cache miss rate. We
0759 experience $7\times$ less misses than Expat and $25\times$ less misses than Xerces at the L1 and $104\times$ less misses than
0760 Expat and $15\times$ less misses than Xerces at the L2 level. The improved cache utilization keeps the SIMD
0761 units busy and prevent memory related stalls. Note that cache misses also cause increased application
0762 energy consumption due to increased energy required to access higher levels in the cache hierarchy. We
0763 estimated with microbenchmarks that the L1, L2, and L3 cache misses consume approximately 8.3nJ,
0764 19nJ, and 40nJ respectively. For a 1GB XML file Expat and Xerces would consume over 0.6J and 0.9J
0765 respectively due to cache misses alone.
0766
0767
0768
0769
0770
0771
0772
0773
0774
0775
0776
0777
0778
0779
0780
0781
0782
0783




Figure 8: Cache Misses per kB of input data.

6.2 Branch Mispredictions

In general, reducing the branch misprediction rate is difficult in text-based XML parsing applications. This is due to (1) variable length nature of the syntactic elements contained within XML documents, (2) a data dependent characteristic, and (3) the extensive set of syntax constraints imposed by the XML. Traditional byte-at-a-time XML parser’s performance is limited by the number of branch mispredictions. As shown in Figure 9(a), Xerces averages up to 13 branches per XML byte processed on high density markup. On modern commodity processors the cost of a single branch misprediction is incur over 10s of CPU cycles to restart the processor pipeline. The high miss prediction rate in conventional parsers add significant overhead. In Parabix the transformation to SIMD operation eliminates many branches. Further optimizations take advantage of Parabix’s data organization and replace condition branches with *bit scan* operations that can process up to 128 characters worth of branches with one operation. In many cases, we also replace the branches with logical predicate operations. Our predicates are cheaper to compute since they involve only bit parallel SIMD operations.

As shown in Figure 9(a), Parabix processing is almost branch free. Parabix exhibits minimal dependence on source XML markup density; it experiences between 19.5 and 30.7 branch mispredictions per thousand of XML byte. The cost of branch mispredictions for the Expat parser can be over 7 cycles per XML byte (see Figure 9(b)) —this cost alone is higher than the average latency of a byte processed by Parabix.

6.3 SIMD Instructions vs. Total Instructions

In Parabix, bit streams are both computed and predominately operated upon using the SIMD instructions of commodity processors. The ratio of retired SIMD instructions to total instructions provides insight into the relative degree to which Parabix achieves parallelism over the byte-at-a-time approach.

0840
0841
0842
0843
0844
0845
0846
0847
0848
0849
0850
0851
0852
0853
0854
0855
0856
0857
0858
0859
0860
0861
0862
0863
0864
0865
0866
0867
0868
0869
0870
0871
0872
0873
0874
0875
0876
0877
0878
0879
0880
0881
0882
0883
0884
0885
0886
0887
0888
0889
0890
0891
0892
0893
0894
0895




Figure 9: Branch characteristics on the Core-i3 per kB of input data.

Using the Intel Pin tool, we gather the dynamic instruction mix for each XML workload, and classify instructions as either vector (SIMD) or non-vector instructions. Figure 10(a) shows the percentage of SIMD instructions for the Parabix XML parser. The ratio of executed SIMD instructions over total instructions indicates the amount of parallel processing we were able to extract. The Parabix instruction mix is made up of 60% to 80% SIMD instructions. The markup density of the files influence the number of scalar instructions needed to handle the tag processing which affects the overall parallelism that can be extracted by Parabix. We find that degradation rate is low and thus the performance penalty incurred by increasing the markup density is minimal.

6.4 CPU Cycles

Figure 10(b) shows overall parser performance evaluated in terms of CPU cycles per kilobyte. The Parabix parser is 2.5 \times to 4 \times faster on document-oriented input and 4.5 to 7 times faster on data-oriented input. Traditional parsers can be dramatically slowed by dense markup, while Parabix is affected much less. The results presented are not entirely fair to the Xerces parser since it first transcodes input from UTF-8 to UTF-16 before processing. In Xerces, this transcoding requires several cycles per byte. However, transcoding using parallel bit streams is significantly faster and requires less than a single cycle per byte.

6.5 Power and Energy


In this section, we study the power and energy consumption of Parabix in comparison with Expat and Xerces on Core-i3. The average power of Core-i3 is about 21 watts. Figure 10(c) shows the average power consumed by each parser. Parabix, dominated by SIMD instructions which uses approximately 5% additional power. While the SIMD functional units are significantly wider than the scalar counterparts; register

width and functional unit power account only for a small fraction of the overall power consumption in a processor pipeline. More importantly by using data parallel operations Parabix amortizes the fetch and data access overheads. This results in minimal power increase compared to the conventional parsers. Perhaps the energy trends shown in Figure 10(d) reveal an interesting trend. Parabix consumes substantially less energy than the other parsers. Parabix consumes 50 to 75 nJ per byte while Expat and Xerces consume 80nJ to 320nJ and 140nJ to 370nJ per byte respectively. Although Parabix requires slightly more power (per instruction), the processing time of Parabix is significantly lower.


7 Scalability

7.1 Performance


Figure 10 (a) demonstrates the average XML well-formedness checking performance of Parabix2 for each of the workloads and as executed on each of the processor cores — Core2 Core-i3 and SandyBridge. Processing time is shown in terms of bit stream based operations executed in ‘bit-space’ and postprocessing operations executed in ‘byte-space’. In the Parabix2 parser, bit-space parallel bit stream parser oper-




(a) Instruction Breakdown (% SIMD Instructions)



(b) Performance (CPU Cycles per kB)



(c) Avg. Power (Watts)



(d) Energy Consumption (µJ per kB)




Figure 10: Average Performance Parabix vs. Expat (y-axis: ns per kB)

ations consist primarily of SIMD instructions; byte-space operations consist of byte comparisons across arrays of values. Executing Parabix2 on Core-i3 over Core2 results in an average performance improvement of 17% in bit stream processing whereas migrating Parabix2 from Core-i3 to SandyBridge results in a 22% average performance gain. Bit space measurements are stable and consistent across each of the source inputs and cores. Postprocessing operations demonstrate data dependent variance. Performance gains from 18% to 31% performance are observed in migrating Parabix2 from Core2 to Core-i3; 0% to 17% performance from Core-i3 to SandyBridge. For the purpose of comparison, Figure 10 (b) shows the performance of the Expat parser on each of the processor cores. A performance improvement of less than 5% is observed when executing Expat on Core-i3 over Core2 and less than 10% on SandyBridge over Core-i3.

Overall, Parabix2 scales better than Expat. Simply executing identical Parabix2 object code on SandyBridge results in an overall performance improvement up to 26%. Additional performance aspects of Parabix2 on SandyBridge with AVX instructions are discussed in the following sections.

7.2 Power and Energy

Figure 11(a) shows the average power consumption of Parabix2 over each workload and as executed on each of the processor cores — Core2, Core-i3 and SandyBridge. Average power consumption on Core2 is 32 watts. Execution on Core-i3 results in 30% power saving over Core2. SandyBridge saves 25% of the power compared with Core-i3 and consumes only 15 watts.

In XML parsing we observe energy consumption is dependent on processing time. That is, a reduction in processing time results in a directly proportional reduction in energy consumption. With newer processor

1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063




Figure 11: Parabix Instruction Counts (y-axis: Instructions per kB)

cores comes improvements in application performance. As a result, Parabix2 executed on SandyBridge consumes 72% to 75% less energy than Parabix2 on Core2.

8 Scaling Parabix for AVX

In this section, we discuss the scalability and performance advantages of our 256-bit AVX (Advanced Vector Extensions) Parabix XML port. The Parabix SIMD libraries originally targetted the 128-bit SSE2 SIMD technology available on all modern 64-bit Intel and AMD processors but has recently been ported to AVX. AVX technology is commercially available on the latest the SandyBridge microarchitecture Intel processors. While we have to port our runtime framework the application didn't need to be modified.

3-Operand Form In addition to the widening of 128-bit operations to 256-bit operations, AVX technology uses a nondestructive 3-operand instruction format. Previous SSE implementations used a destructive 2-operand instruction format. In the 2-operand format a single register is used as both a source and des-




Figure 12: Parabix Performance (y-axis: ns per kB)

1064
 1065
 1066
 1067
 1068
 1069
 1070
 1071
 1072
 1073
 1074
 1075
 1076
 1077
 1078
 1079
 1080
 1081
 1082
 1083
 1084
 1085
 1086
 1087
 1088
 1089
 1090
 1091
 1092
 1093
 1094
 1095
 1096
 1097
 1098
 1099
 1100
 1101
 1102
 1103
 1104
 1105
 1106
 1107
 1108
 1109
 1110
 1111
 1112
 1113
 1114
 1115
 1116
 1117
 1118
 1119

termination register. For example, $a = a [\text{op}] b$. As such, 2-operand instructions that require the value of both a and b , must either copy an additional register value beforehand, or reconstitute or reload a register value afterwards to recover the value. With the 3-operand format, output may now be directed to the third register independently of the source operands. For example, $c = a [\text{op}] b$. By avoiding the copying or reconstituting of operand values, a considerable reduction in instructions required for unloading from and loading into registers. AVX technology makes available the 3-operand form for both the new 256-bit operations as well as the base 128-bit SSE operations.

8.1 256-bit Operations

With the introduction of 256-bit SIMD registers, and under ideal conditions, one would anticipate a corresponding 50% reduction in the SIMD instruction count of Parabix on AVX. However, in the Sandy-Bridge AVX implementation, Intel has focused primarily on floating point operations as opposed to the integer based operations. 256-bit SIMD is available for loads, stores, bitwise logic and floating operations, whereas SIMD integer operations and shifts are only available in the 128-bit form.

8.2 Performance Results

We implemented two versions of Parabix using AVX technology. The first was simply the recompilation of the existing Parabix source code written to take advantage of the 3-operand form of AVX instructions while retaining a uniform 128-bit SIMD processing width. The second involved rewriting the internal library functions of Parabix to leverage the 256-bit AVX operations wherever possible and to simulate the remaining operations using pairs of 128-bit operations. Figure 11 shows the reduction in instruction counts achieved in these two versions. For each workload, the base instruction count of the Parabix binary

#****

HPCA 2012 Submission #****. CONFIDENTIAL REVIEW COPY. DO NOT DISTRIBUTE.


#****

1120 compiled in SSE-only mode is indicated by “sse,” the version which only takes advantage of the AVX 3-
1121 operand mode is labeled “128-bit avx,” and the version reimplemented to use 256-bit operations wherever
1122 possible is labelled “256-bit avx.” The instruction counts are divided into three classes: “non-SIMD”
1123 operations are the general purpose instructions. The “bitwise SIMD” class comprises the bitwise logic
1124 operations, that are available in both 128-bit form and 256-bit form. The “other SIMD” class comprises
1125 all other SIMD operations, primarily comprising the integer SIMD operations that are available only at
1126 128-bit widths even under AVX.
1127
1128
1129
1130
1131
1132
1133


1134 Note that, in each workload, the number of non-SIMD instructions remains relatively constant with each
1135 workload. As may be expected the number of *bit-parallel SIMD* operations remains the same for both SSE
1136 and 128-bit while dropping dramatically when operating 256-bits at a time. The reduction measured was
1137 32%–39% depending on workload because some bitwise logic needed in implementation is composed of
1138 128-bit operations. This limits the performance gains achieved when using the AVX instructions. The
1139 “other SIMD” class shows a substantial 30%–35% reduction with AVX 128-bit technology compared to
1140 SSE. This reduction is due to elimination of register unloading and reloading when SIMD operations
1141 are compiled using 3-operand AVX form versus 2-operand SSE form. A further 10%–20% reduction is
1142 observed with Parabix version rewritten to use 256-bit operations.
1143
1144
1145
1146
1147
1148
1149
1150
1151

1152 The reductions in instruction counts are quite dramatic with the AVX extensions in Parabix demonstrat-
1153 ing the ability of our runtime framework to exploit the available hardware resources. As shown in Figure
1154 12, the benefits of the reduced SIMD instruction count are achieved only in the AVX 128-bit version.
1155 In this case, the benefits of 3-operand form seem to fully translate to performance benefits. Based on
1156 the reduction of overall Bitwise-SIMD instructions we expected a 11% improvement in performance. In-
1157 stead, perhaps bizzarely, the performance of Parabix in the 256-bit AVX implementation does not improve
1158 significantly and actually degrades for files with higher markup density (average 11%). Dewiki.xml, on
1159 which bitwise-SIMD instructions reduced by 39%, saw a performance improvement of 8%. We believe
1160 that this is primarily due to the intricacies of the first generation AVX implementation in SandyBridge, with
1161 significant latency in many of the 256-bit instructions in comparison to their 128-bit counterparts. The
1162 256-bit instructions also have different scheduling constraints that seem to reduce overall throughput. If
1163 these latency issues can be addressed in future AVX implementations, further substantial performance and
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175

1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231



(a) ARM Neon Performance



(b) Performance ARM Neon vs Core i3 SSE.

energy benefits could be realized in XML parsing with Parabix.

9 Parabix on Mobile Platforms

The Samsung Galaxy Tab GT-P1000M device houses a Samsung S5PC110 ARM Cortex-A8 1Ghz single-core, dual-issue, superscalar microprocessor. It includes a 32kB L1 data cache and a 512kB L2 shared cache. In addition to the standard feature set found in such low-power 32-bit microprocessors, the S5PC110 includes the ARM NEON general-purpose SIMD engine. ARM NEON makes available a 128-bit SIMD instruction set similar in functionality to Intel SSE3 instruction set. In this section, we present our performance comparison of a NEON-based port of Parabix2 versus the Expat parser, and executed on the Samsung Galaxy Tab GT-P1000M hardware. Xerces is excluded from this portion of our study due to the complexity of the cross-platform build process in porting native C/C++ applications to the Android platform.

9.1 Performance Results

Migration of Parabix2 to the Android platform began with the retargetting of a subset of the Parabix2 IDISA SIMD library for ARM NEON. This library code was cross-compiled for Android using the Android NDK. The Android NDK is a companion tool to the Android SDK that allows developers to build performance-critical portions of applications in native code. The majority of the Parabix2 SIMD functionality ported directly. However, for a small subset of the SIMD functions of Parabix2 NEON equivalents

#****

#****

1232 did not exist. In such cases we simply simulated logical equivalencies using the available the instruction
1233 set.
1234

1235 A comparison of Figure 13(a) and Figure 10(b) demonstrates that the performance of both Parabix2 and
1236 Expat degrades substantially on Cortex-A8. This result was expected given the comparably performance
1237 limited Cortex-A8 hardware architecture. Surprisingly on Cortex-A8 Expat outperforms Parabix2 on each
1238 of the lower markup density workloads, dew.xml and jaw.xml. On the remaining higher-density workloads,
1239 Parabix2 performs only moderately better than Expat. The higher latency of the NEON instructions on
1240 Cortex-A8 is the likely contributor to this loss in performance. A more interesting aspect of this result
1241 is demonstrated in a comparison of Figure 13(b) and Figure 13(b). These figure demonstrate that the
1242 relative performance of each parser degrades in a relatively constant manner. That is, compared to the
1243 Core-i3, on the GT-P1000M, Parabix2 and Expat operate at approximately 17.2% and 55.7% efficiency
1244 respectively. Figure 13(b) shows that the baseline cost of Parabix2 operations implemented using the
1245 NEON instruction set— and thereby the baseline cost of Parabix2—is substantially higher on the Cortex-
1246 A8 processor. Given that Parabix2 was not designed with the limitations of the Cortex-A8 in mind, in the
1247 future a careful analysis of the cost of each instruction provided in the ARMv7 ISA may allow us to better
1248 utilize the hardware resources provided. In particular, future performance enhancement to ARM NEON
1249 could result in substantial overall improvement in Parabix2 execution time.
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266

10 Multithreaded Parabix

1267 The general challenge with boosting performance through multicore parallelism is the power and en-
1268 ergy overheads. When we put more cores to work on a chip it results in proportionate increase in power.
1269 Unfortunately, due to the runtime overheads associated with thread management and data synchroniza-
1270 tion it is very hard to obtain corresponding improvements in performance resulting in increased energy
1271 costs. Parabix, which exploits intra-core fine-grain SIMD-based can improve performance and achieve
1272 corresponding improvements in energy by improving the overall compute efficiency. However, Parabix is
1273 restricted to the resources available within a single core. In this section we have parallelized the Parabix
1274 XML parser by hand to study the effects of thread level parallelism in conjunction with Parabix's data
1275 parallelism.
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287

#****

#****

1288 A typical approach to handling data parallelism with multiple threads, requires partitioning data uni-
1289 formly across the threads. However XML parsing inherently moves through data in sequence, creates data
1290 dependencies between the different phases and makes it hard to partition the file. A few attempts have been
1291 made to address this problem using a pre-parsing phase to help determine the tree structure and to partition
1292 the XML document [16]. There have been other approaches to speculatively partition the data [18] but
1293 this requires introducing significant complexity in the overall logic of the program.
1294
1295
1296
1297
1298
1299

1300 We adopt a contrasting approach to parallelizing the Parabix XML parser. As described in Section ??
1301 Parabix consists of multiple passes that on every chunk of input data and each of these stages interact
1302 in sequence with no data movement from later to earlier passes. This fits well into the mold of pipeline
1303 parallelism and we partition the overall parser into several stages and assign a core to each to stage. One
1304 of the key challenges is to evaluate which passes need to be grouped into a stage. We analyzed the latency
1305 of each of the passes in the single-threaded version of Parabix XML parser (Column 1 in Table 3) and
1306 assigned the passes them to stages such that the stage latency of the overall pipeline is balanced resulting
1307 in maximal throughput.
1308
1309
1310
1311
1312
1313
1314
1315

1316 The interface between stages is implemented using a ring buffer, where each entry consists of all ten
1317 data structures for one segment as listed in Table 3. Each pipeline stage S maintains the index of the buffer
1318 entry (I_S) that is being processed. Before processing the next buffer frame the stage check if the previous
1319 stage is done by spinning on I_{S-1} (Stage $S-1$'s buffer entry). In commodity multicore chips typically all
1320 threads share the last level cache and if we let faster pipeline stages run ahead the data they process will
1321 increase contention to the shared cache. To prevent this we optimize how far the faster pipeline stages can
1322 run ahead by controlling the overall size of the ring buffer. The faster stage if it runs ahead will effectively
1323 cause the ring buffer to fill up and cause the stage implicitly stall.
1324
1325
1326
1327
1328
1329
1330
1331

1332 Figure 13 demonstrates the performance improvement achieved by pipelined Parabix in comparison
1333 with the single-threaded version. The multithreaded is $\simeq 2\times$ faster compared to the single threaded ver-
1334 sion and achieves $\simeq 2.7$ cycles per input byte by exploiting SIMD units of all SandyBridge's cores. This
1335 performance approaches the performance of custom hardware solutions. Parabix demonstrates the poten-
1336 tial to enable an entire new class of applications, text processing, to exploit multicores
1337
1338
1339
1340
1341

1342 Figure 13(d) shows the average power consumed by the multithreaded Parabix. Overall, as expected
1343

1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399

			Data Structures									
			data_buffer	basis_bits	u8	lex	scope	ctCDPI	ref	tag	xml_names	err_streams
	latency(C/B)	size (B)	128	128	496	448	80	176	112	176	16	112
Stage1	1.97	read_data transposition classification	write read	write read		write						
Stage2	1.22	validate_u8 gen_scope parse_CtCDPI parse_ref		read	write	read read read	write read read	write read	write			write
Stage3	2.03	parse_tag validate_name gen_check			read read	read read read	read read read	read read	read	write read read	write read	write write
Stage4	1.32	postprocessing	read			read		read	read			read

Table 3: Relationship between Each Pass and Data Structures




Figure 13: Multithreaded Parabix

the power consumption of the multithreaded Parabix increases in proportion to the number of active cores. Note that the increase is not linear, since shared units such as last-level-caches consume active power even if a single core is active. Perhaps more interestingly we achieve corresponding reduction in execution time which leads to same energy consumption as the single-thread version (in some cases marginally less energy as shown for soap.xml).

11 Related Work

Substantial literature has arisen addressing the performance concerns of XML processing and XML parsers. Nicola and John specifically identified the traditional method of XML parsing as a threat to database performance and outlined a number of potential directions for improving performance [17]. The commercial importance of XML parsing has spurred the development of numerous multi-threaded and hardware-based approaches: Multithreaded XML techniques include preparsing the XML file to locate key partitioning points [20] and speculative p-DFAs [20]. Hardware methods include custom XML chips [15]

1400 and FPGA-based implementations [11].

1401
1402 Parallel bit stream technology using Intel SSE extensions was first introduced for XML parsing by
1403 Cameron, Herdy and Lin [7], and recently extended to incorporate the concept of parallel scanning using
1404 bitstream addition [6]. This work extends that prior work with the development of a broader architecture,
1405 tool chain and run-time environment for supporting parallel bit stream applications more widely, a de-
1406 tailed performance and energy assessment on three generations of Intel processors supporting 128-bit SSE
1407 extensions, scaling and assessment of the technology to take advantage the new 256-bit AVX technology,
1408 further porting and assessment of the technology using the Neon SIMD extensions on the ARM processor,
1409 as well as development of the first multithreaded Parabix implementation.
1410
1411
1412
1413
1414
1415
1416
1417

1418 12 Conclusion

1419 In this paper we presented Parabix a software runtime framework for exploiting SIMD data units found
1420 on commodity processors for text processing. The Parabix framework allows to focus on exposing the
1421 parallelism in their application assuming an infinite resource abstract SIMD machine without worrying
1422 about or having to change code to handle processor specifics (e.g., 128 bit SIMD SSE vs 256 bit SIMD on
1423 AVX). We applied Parabix technology to a widely deployed application; XML parsing and demonstrate
1424 the efficiency gains that can be obtained on commodity processors. Compared to the conventional XML
1425 parsers, Expat and Xerces, we achieve $2\times$ — $7\times$ improvement in performance and average $4\times$ improve-
1426 ment in energy. We achieve high compute efficiency with an overall $9\times$ — $15\times$ reduction in branches,
1427 $7\times$ — $15\times$ reduction in branch mispredictions, processing upto 128 characters with a single operation. We
1428 used the Parabix framework and XML parsers to study the features of the new 256 bit AVX extension
1429 in Intel processors. We find that while the move to 3-operand instructions deliver significant benefit the
1430 wider operations in some cases have higher overheads compared to the existing 128 bit SSE operations.
1431 We also compare Intel's SIMD extensions against the ARM Neon. Note that Parabix allowed us to perform
1432 these studies without having to change the application source. Finally, we parallelized the Parabix XML
1433 parser to take advantage of the SIMD units in every core on the chip. We demonstrate that the benefits of
1434 thread-level-parallelism are complementary to the fine-grain parallelism we exploit; parallelized Parabix
1435 achieves a further $2\times$ improvement in performance.
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455

References

- 1456
1457
1458 [1] K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf,
1459 S. W. Williams, and K. A. Yelick. The landscape of parallel computing research: A view from Berkeley. Technical Report
1460 UCB/EECS-2006-183, EECS Department, University of California, Berkeley, Dec 2006. 2
- 1461 [2] F. Bellosa. The case for event-driven energy accounting. Technical Report TR-I4-01-07, University of Erlangen, Depart-
1462 ment of Computer Sciece, June 2001. 13
- 1463 [3] R. Bertran, M. Gonzalez, X. Martorell, N. Navarro, and E. Ayguade. Decomposable and responsive power models
1464 for multicore processors using performance counters. In *Proceedings of the 24th ACM International Conference on*
1465 *Supercomputing*, ICS '10, pages 147–158, New York, NY, USA, 2010. ACM. 13
- 1466 [4] G. Blake, R. G. Dreslinski, T. Mudge, and K. Flautner. Evolution of thread-level parallelism in desktop applications. In
1467 *Proceedings of the 37th annual international symposium on Computer architecture*, ISCA '10, 2010. 2
- 1468 [5] T. Bray, J. Paoli, C. M. Sperberg-McQueen, E. Maler, and F. Yergeau. Extensible markup language (XML) 1.0 (fifth
1469 edition). W3C Recommendation, 2008. 5, 12
- 1470 [6] R. D. Cameron, E. Amiri, K. S. Herdy, D. Lin, T. C. Shermer, and F. P. Popowich. Parallel scanning with bitstream
1471 addition: An xml case study. In *Euro-Par 2011, LNCS 6853, Part II*, Lecture Notes in Computer Science, pages 2–13,
1472 Berlin, Heidelberg, 2011. Springer-Verlag. 26
- 1473 [7] R. D. Cameron, K. S. Herdy, and D. Lin. High performance XML parsing using parallel bit stream technology. In
1474 *CASCON '08: Proceedings of the 2008 conference of the center for advanced studies on collaborative research*, pages
1475 222–235, New York, NY, USA, 2008. ACM. 7, 26
- 1476 [8] R. D. Cameron and D. Lin. Architectural support for SWAR text processing with parallel bit streams: the inductive
1477 doubling principle. In *ASPLOS '09: Proceeding of the 14th international conference on Architectural support for pro-*
1478 *gramming languages and operating systems*, pages 337–348, New York, NY, USA, 2009. ACM. 11
- 1479 [9] J. Clark. The Expat XML Parser. <http://expat.sourceforge.net/>. 12
- 1480 [10] F. Corporation. Fluke Clamp Meters. <http://www.fluke.com/>. 14
- 1481 [11] Z. Dai, N. Ni, and J. Zhu. A 1 cycle-per-byte XML parsing accelerator. In *FPGA '10: Proceedings of the 18th Annual*
1482 *ACM/SIGDA International Symposium on Field Programmable Gate Arrays*, pages 199–208, New York, NY, USA, 2010.
1483 ACM. 26
- 1484 [12] H. Esmailzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger. Dark silicon and the end of multicore scaling.
1485 In *Proceeding of the 38th annual international symposium on Computer architecture*, ISCA '11, 2011. 2
- 1486 [13] A. S. Foundation. Xerces C++ Parser. <http://xerces.apache.org/xerces-c/>. 5, 12
- 1487 [14] R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B. C. Lee, S. Richardson, C. Kozyrakis, and M. Horowitz.
1488 Understanding sources of inefficiency in general-purpose chips. In *Proceedings of the 37th annual international sympo-*
1489 *sium on Computer architecture*, ISCA '10, 2010. 2
- 1490 [15] M. Leventhal and E. Lemoine. The XML chip at 6 years. In *International Symposium on Processing XML Efficiently:*
1491 *Overcoming Limits on Space, Time, or Bandwidth*, Aug. 2009. 25
- 1492 [16] W. Lu, Y. Pan, , and K. Chiu. A parallel approach to xml parsing. *The 7th IEEE/ACM International Conference on Grid*
1493 *Computing*, 2006. 24
- 1494 [17] Matthias Nicola and Jasmi John. XML Parsing: A Threat to Database Performance. In *Proceedings of the Twelfth*
1495 *International Conference on Information and Knowledge Management*, New Orleans, Louisiana, 2003. 25
- 1496 [18] B. Shah, P. R. Rao, B. Moon, and M. Rajagopalan. A data parallel algorithm for xml dom parsing. In *Proceedings of*
1497 *the 6th International XML Database Symposium on Database and XML Technologies*, XSym '09, pages 75–90, Berlin,
1498 Heidelberg, 2009. Springer-Verlag. 24
- 1499 [19] G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor. Con-
1500 servation cores: reducing the energy of mature computations. In *Proceedings of the fifteenth edition of ASPLOS on*
1501 *Architectural support for programming languages and operating systems*, ASPLOS '10, 2010. 2
- 1502 [20] Y. Zhang, Y. Pan, and K. Chiu. Speculative p-DFAs for parallel XML parsing. In *High Performance Computing (HiPC),*
1503 *2009 International Conference on*, pages 388–397, Dec. 2009. 25
- 1504
1505
1506
1507
1508
1509
1510
1511